SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT I, Yoshifusa Togawa, a citizen of Japan residing at Kawasaki-shi, Kanagawa, Japan have invented certain new and useful improvements in

INFORMATION PROCESSING APPARATUS, POWER CONTROL METHOD AND RECORDING MEDIUM

of which the following is a specification: -

TITLE OF THE INVENTION

INFORMATION PROCESSING APPARATUS,
POWER CONTROL METHOD AND
RECORDING MEDIUM

JaA1 5

10

15

20

25

30

35

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to information processing apparatuses, power control methods and recording media, and more particularly to an information processing apparatus which drives a plurality of processing units according to different types of files, a power control method therefor and a recording medium used therewith.

In recent years, information processing apparatuses have become small sized and portable because they can operate using batteries. reduction of dissipation power is needed for these On the other hand, multimedia devices apparatuses. have progressed, such that data which is processed in the information processing apparatuses now consist of a plurality of types of data such as moving pictures, sound and still pictures. necessary to activate a graphics board to display the moving pictures and still pictures and to activate a sound board to play back the sound data. However, only the sound board needs to be activated when the sound data is played back, but the moving pictures and still pictures are not displayed. this case, if both the sound board and the graphics board are activated together, the power efficiency degrades because power which is supplied to the graphics board is wasted. Accordingly, it is desired to raise the power efficiency.

2. Description of the Related Art
Conventionally, personal computers use
power save functions which become active if an

10

15

20

25

30

35

access to the personal computers does not occur or each of processing units spontaneously moves into a suspend mode. Japanese Laid-Open Patent Application No.57-104992, Japanese Laid-Open Patent Application No.62-34218, Japanese Laid-Open Patent Application No.4-364266, Japanese Laid-Open Patent Application No.8-307783 and Japanese Laid-Open Patent Application No.9-163043 disclose examples of methods to achieve a high power efficiency for electrical apparatuses.

Japanese Laid-Open Patent Application
No.57-104992 discloses a power save control method.
In the method, a first mode or a second mode is detected. When the second mode is detected, power which is supplied in the first mode is shut down.
Therefore, the first mode becomes inactive when the second mode is active.

Japanese Laid-Open Patent Application No.62-34218 discloses an electrical apparatus of which operators can decide whether to execute a power save operation.

Japanese Laid-Open Patent Application No.4-364266 discloses a power save apparatus for a sound circuit to shut down the sound circuit according to a result of detection of whether a CD is a CD-ROM or a musical CD based on TOC (Table of Contents) information.

Japanese Laid-Open Patent Application
No.8-307783 discloses a television apparatus which
is equipped with a CD player. The television
apparatus detects whether a CD is in place in the CD
player. If the CD is in place in the CD player, the
television apparatus detects a type of the CD. Then,
the television apparatus controls the CD player
according to the presence of the CD in it and drives
necessary circuits according to the type of the CD.

Japanese Laid-Open Patent Application

15

20

25

30

35

No.9-163043 discloses a copy system, to which subcontrollers for expansion may or may not be connected, which copy system enables an optimum power save control. However, the copy system does not execute the power save control if the subcontrollers for expansion are not connected.

The method disclosed in Japanese Laid-Open Patent Application No.57-104992 only executes the power save control according to the mode. Therefore, the method does not achieve a precise power save control according to a type of data or for each of the processing units.

In the method disclosed in Japanese Laid-Open Patent Application No.62-34218, each of the processing units which is not used must be manually shut down. As users don't usually shut down the processing units, power is not saved.

The apparatus disclosed in Japanese Laid-Open Patent Application No.4-364266 executes a power save control according to the TOC information of each medium when a CD-ROM is inserted and its TOC information is read. Therefore, it does not achieve the precise power save control.

The apparatus disclosed in Japanese Laid-Open Patent Application No.8-307783 controls circuits according to whether a CD is inserted in it and the type of CD when the CD is inserted. It does not execute the precise power save control according to information recorded on the CD or for each processing unit which is driven.

The copy system disclosed in Japanese Laid-Open Patent Application No.9-163043 only executes the power save control when the subcontrollers for expansion are connected. Therefore, it does not achieve the precise power save control according to the type of data or for each of the processing units.

10

15

20

25

30

SUMMARY OF THE INVENTION

It is a general object of the present invention to provide information processing apparatuses, power control methods and recording medium in which the above disadvantages are eliminated.

A more specific object of the present invention is to provide information processing apparatuses, power control methods and recording medium which achieve the precise power save control.

The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a detection unit which detects type of the data to be processed and a control unit which controls each of the plurality of driving units according to the type of the data to be processed.

The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a control unit which controls each of the plurality of driving units according to control data added to the data to be processed.

The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be supplied with data to be processed. The power control method includes the steps of (a)detecting a type of the data to be processed and (b)controlling each of the plurality of driving units according to said type of the data to be processed.

35 The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be

10

15

20

25

30

supplied with data to be processed. The power control method includes a step for controlling each of the plurality of driving units according to control data added to the data to be processed.

The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer readable recording medium includes the program which has a detection procedure for detecting a type of the data to be processed and a control procedure for controlling each of the plurality of driving units according to the type of the data to be processed.

The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer readable recording medium includes the program which has a control procedure for controlling each of the plurality of driving units according to control data added to the data to be processed.

The above objects of the present invention are also achieved by a computer readable recording medium which includes data that has driving data to be supplied to driving units and control data used to control other driving units.

According to this invention, the types of the data are detected and if the data can not be processed by the driving units, the driving units can be stopped. Consequently, the driving units which are not used are automatically stopped, so that dissipation power can be reduced.

According to this invention, the types of the data are detected and if the data can not be processed by the driving units, the driving units

35

are not supplied with the power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.

Further, according to this invention, the driving units are controlled by the control data which are added to the data. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.

According to this invention, the driving units are selected according to the control data used to control the driving units. The driving units which are not used are not supplied with the power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram of a first embodiment of the present invention;

Fig. 2 is a block diagram of a hard disc drive controller according to the first embodiment of the present invention;

Fig. 3 is a block diagram of a floppy disc drive controller according to the first embodiment of the present invention;

Fig. 4 is a block diagram of a sound board controller according to the first embodiment of the present invention;

Fig. 5 is a block diagram of a graphics board controller according to the first embodiment

20

25

30

35

of the present invention;

Fig. 6 is a flowchart for registering a power save mode according to the first embodiment of the present invention;

Fig. 7 is a data structure of a power save mode table according to the first embodiment of the present invention;

Fig. 8 is a flowchart of a power save control in a CPU according to the first embodiment of the present invention;

Fig. 9 is another example of a data structure of a register for the power save mode table according to the first embodiment of the present invention; and

Fig. 10 is a flowchart of a power save control in the CPU according to a second embodiment of the present invention;

Fig. 11 is a structure of data processed by the CPU according to the second embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig.1 is a block diagram of a first embodiment of the present invention. An information processing apparatus 100 of this embodiment is mainly made up of a CPU 101, a memory 102, a ROM 103, a hard disc drive 104, a hard disc drive controller 105, a floppy disc drive 106, a floppy disc drive controller 107, a CD-ROM drive 108, a sound board 109, a speaker 110, a sound board controller 111, a graphics board 112, a display device 113, a graphics board controller 114 and a bus 115.

The CPU 101 processes data by desired programs. The memory 102 stores the program and the data. The ROM 103 stores an OS to boot up the information processing apparatus 100.

The hard disc drive 104 mainly include a

10

15

20

25

30

main body of the hard disc drive 116 and a hard disc drive control board 117. The main body of the hard disc drive 116 has hard discs 118 in it and magnetically stores and retrieves the data on the hard discs. The hard disc drive control board 117 controls the main body of the hard disc drive 116 in response to commands from the bus 115.

The hard disc drive controller 105, which is connected between the hard disc drive 104 and the bus 115, controls the hard disc drive 104 in response to the data processed by the CPU 101.

The floppy disc drive 106 is mainly composed of a main body of the floppy disc drive 119 and a floppy disc drive control board 120. The main body of the floppy disc drive 119, into which a floppy disc 121 is inserted, magnetically stores and retrieves the data on the floppy discs. The floppy disc drive control board 120, which is connected between the main body of the floppy disc drive 119 and the floppy disc drive controller 107, controls the main body of the floppy disc drive 119 in response to the commands from the bus 115.

The floppy disc drive controller 107, which is connected between the floppy disc drive 106 and the bus 115, controls the floppy disc drive 106 in response to the data processed by the CPU 101.

The CD-ROM drive 108, into which a CD-ROM disc 122 is inserted, reads recorded data on the CD-ROM disc in response to the commands from the bus 115 and supplies the data to the bus 115.

The sound board 109 converts sound data into analog sound signals, amplifies them and supplies them to the speaker 110. The speaker 110 converts the analog sound signals into sounds.

The sound board controller 111, which is connected between the sound board 109 and the bus 115, controls the sound board 109 in response to the

10

15

20

25

30

data processed by the CPU 101.

The graphics board 112 converts the data from the bus 115 into signals which can be displayed on the display device 113, e.g., RGB signals, and supplies them to the display device 113. The display device 113 displays pictures according to the signals from the graphics board 112.

The graphics board controller 114, which is connected between the graphics board 112 and the bus 115, controls the graphics board 112 in response to the data processed by the CPU 101.

The CPU 101, the memory 102, the ROM 103, the hard disc drive 104 through the hard disc drive controller 105, the floppy disc drive 106 through the floppy disc drive controller 107, the sound board 109 through the sound board controller 111 and the graphics board 112 through the graphics board controller 114 are attached to the bus 115. The commands and the data are exchanged among these components through the bus 115.

Fig.2 shows a block diagram of the hard disc drive controller 105 according to the first embodiment of the present invention. The hard disc drive controller 105 mainly has a gate 123, an OR gate 124, switches 125,126, and a register 127.

The gate 123 is connected to the bus 115, a voltage source 130 and the hard disc drive control board 117. The voltage source 130 converts an input power source Vin into a voltage source for the CPU 101, the memory 102, and so on.

The gate 123 controls the status of connection among the bus 115, the voltage source 130 and the hard disc drive control board 117 based on an output signal of the OR gate 124.

The OR gate 124 receives a power on/off flag 128 and a suspend/resume flag 129 from the register 127 and outputs a logical add value. The

10

25

register 127 is connected to the CPU 101 and holds values in the power on/off flag 128 and the suspend/resume flag 129 in response to commands from the CPU 101.

The switch 125 is connected to the input power source Vin, a voltage source of the hard disc drive 131 and the switch 126. The voltage source of the hard disc drive 131 converts the input power source Vin into a voltage source for the hard disc drive 104. The switch 125 changes its state between on and off according to the power on/off flag 128 in the register 127 and controls supply of the input voltage Vin to both the voltage source of the hard disc drive 131 and the switch 126.

The switch 126 is connected to the switch
125 and the main body of the hard disc drive 116 and
controls supply of the voltage Vin to motors in the
main body of the hard disc drive 116. The switch
126 changes its state between on and off according
20 to the suspend/resume flag 129 in the register 127
and controls supply of the input voltage Vin to the
main body of the hard disc drive 116.

The CPU 101 detects a type of the data of a file with a method described later and writes the values to both the power on/off flag 128 and the suspend/resume flag 129 in the register 127 according to the detected type of the data of the file.

The hard disc drive controller 105 turns

the switch 125 on when the power on/off flag 128 in
the register 127 is "1"(one). When the switch 125
turns on, power is supplied to both the switch 126
and the voltage source of the hard disc drive 131.
Then, if the switch 126 is on, power is supplied to
the main body of the hard disc drive 116 and
consequently a spindle motor is driven.

Then, if the switch 126 is on, the

15

30

35

data can be stored on or retrieved from the hard discs 118. When the power on/off flag 128 in the register 127 is "1"(one), the gate 123 turns on and power is supplied to the hard disc control board 117. As a result, the hard disc control board 117 is

connected to the bus 115, so that commands from the bus 115 may be for processed.

If the power on/off flag 128 in the register 127 is "0"(zero), the hard disc drive controller 105 turns the switch 125 off and stops supplying the power to both the switch 126 and the voltage source of the hard disc drive 131.

If the power on/off flag 128 in the register 127 is "0"(zero), the gate 123 turns off, so that the hard disc drive control board 117 is disconnected from both the power and the bus 115.

As explained above, if the power on/off flag 128 in the register 127 is "0"(zero), the hard disc drive 104 completely stops.

The hard disc drive controller 105 turns the switch 126 on when the suspend/resume flag 129 in the register 127 is "1"(one). If the switch 125 is on, the power is supplied to the main body of the hard disc drive 116 and therefore the spindle motor is driven.

When the suspend/resume flag 129 in the register 127 is "1"(one), the gate 123 turns on and the power is supplied to the hard disc control board 117. As a result, the hard disc control board 117 is connected to the bus 115, so that commands from the bus 115 may be processed.

If the suspend/resume flag 129 in the register 127 is "0"(zero), the hard disc drive controller 105 turns the switch 126 off and stops the spindle motor in the main body of the hard disc drive 116.

If the suspend/resume flag 129 in the

25

register 127 is "0"(zero), the gate 123 turns off, so that the hard disc drive control board 117 is disconnected from the power and the bus 115.

As explained above, if the suspend/resume

5 flag 129 in the register 127 is "0"(zero), while the
power on/off flag 128 is "1"(one), the power is only
supplied to the voltage source of the hard disc
drive 131 in the hard disc drive 104. Therefore,
only the circuits supplied with the power by the

10 voltage source of the hard disc drive 131 are
operational.

Next, the floppy disc drive controller 107 will be explained. Fig.3 shows a block diagram of the floppy disc drive controller according to the first embodiment of the present invention. The floppy disc drive controller 107 is mainly made up of a gate 132, an OR gate 133, switches 134,135, and a register 136.

The gate 132 is connected to the bus 115,

the voltage source 130 and the floppy disc drive
control board 120. The voltage source 130 converts
the input power source Vin into a voltage source for
the CPU 101, the memory 102, and so on.

The gate 132 controls the status of connection among the bus 115, the voltage source 130 and the floppy disc drive control board 120 based on an output signal of the OR gate 133.

The OR gate 133 receives a power on/off flag 137 and a suspend/resume flag 138 from the register 136 and outputs the logical add value. The register 136 is connected to the CPU 101 and holds values in the power on/off flag 137 and the suspend/resume flag 138 in response to commands from the CPU 101.

The switch 134 is connected to the input power source Vin, a voltage source of the floppy disc drive 139 and the switch 135. The voltage

20

25

30

35

source of the floppy disc drive 139 converts the input power source Vin into a voltage source for the floppy disc drive 106. The switch 134 changes its state between on and off according to the power on/off flag 137 in the register 136 and controls supply of the input voltage Vin to both the voltage source of the floppy disc drive 139 and the switch 135.

The switch 135 is connected to the switch 134

10 and the main body of the floppy disc drive 119 and controls supply of the voltage Vin to motors in the main body of the floppy disc drive 119. The switch 135 changes its state between on and off according to the suspend/resume flag 138 in the register 136

15 and controls supply of the input voltage Vin to the main body of the floppy disc drive 119.

The CPU 101 detects the type of the data of the file with the method described later and writes the values to both the power on/off flag 137 and the suspend/resume flag 138 in the register 136 according to the type of the data of the file.

The floppy disc drive controller 107 turns the switch 134 on when the power on/off flag 137 in the register 136 is "1"(one). When the switch 134 turns on, the power is supplied to both the switch 135 and the voltage source of the floppy disc drive 139. Then, if the switch 135 is on, the power is supplied to the main body of the floppy disc drive 119 and a spindle motor is driven.

Then, if the switch 135 is on, the data can be stored on and retrieved from the floppy discs 121. When the power on/off flag 137 in the register 136 is "1"(one), the gate 132 turns on and the power is supplied to the floppy disc control board 120. As a result, the floppy disc control board 120 is connected to the bus 115, so that commands from the bus 115 may be processed.

If the power on/off flag 137 in the register 136 is "0"(zero), the floppy disc drive controller 107 turns the switch 134 off and stops supplying the power to both the switch 135 and the voltage source of the floppy disc drive 139.

If the power on/off flag 137 in the register 136 is "0"(zero), the gate 132 turns off, so that the floppy disc drive control board 120 is disconnected from both the power and the bus 115.

10 As explained above, if the power on/off flag 137 in the register 136 is "0"(zero), the floppy disc drive 106 completely stops.

The floppy disc drive controller 107 turns the switch 135 on when the suspend/resume flag 138 in the register 136 is "1"(one). If both the switches 134 and 135 are on, the power is supplied to the main body of the floppy disc drive 119 and therefore the spindle motor is driven.

When the suspend/resume flag 138 in the register 136 is "1"(one), the gate 132 turns on and the power is supplied to the floppy disc control board 120. As a result, the floppy disc control board 120 is connected to the bus 115, so that commands from the bus 115 may be processed.

If the suspend/resume flag 138 in the register 136 is "0"(zero), the floppy disc drive controller 107 turns the switch 135 off and stops the spindle motor in the main body of the floppy disc drive 119.

If the suspend/resume flag 138 in the register 136 is "0"(zero), the gate 132 turns off, so that the floppy disc drive control board 120 is disconnected from the power and the bus 115.

As explained above, if the suspend/resume 35 flag 138 in the register 136 is "0"(zero) while the power on/off flag 137 is "1"(one), the power is only supplied to the voltage source of the floppy disc

25

30

35

drive 139 in the floppy disc drive 106. Therefore, only the circuits supplied with the power by the voltage source of the floppy disc drive 139 are operational.

5 Next, the sound board controller 111 will Fig. 4 shows a block diagram of the be explained. sound board controller according to the first embodiment of the present invention. The sound board controller 111 mainly includes a gate 140, an 10 OR gate 141 and a register 142. The gate 140 is connected to the bus 115, the voltage source 130 and the sound board 109. The gate 140 controls the status of connection among the bus 115, the voltage source 130 and the sound board 109 based on an 15 output signal of the OR gate 141.

The OR gate 141 receives a power on/off flag 143 and a suspend/resume flag 144 from the register 142 and outputs the logical add value. The register 142 is connected to the CPU 101 and holds values in the power on/off flag 143 and the suspend/resume flag 144 in response to commands from the CPU 101.

The CPU 101 detects the type of the data of the file with the method described later and writes the values to the power on/off flag 143 and the suspend/resume flag 144 in the register 142 according to the type of the data of the file.

The sound board controller 111 turns the gate 140 on when the power on/off flag 143 in the register 142 is "1"(one). If the gate 140 turns on, the sound board 109 is connected to both the voltage source 130 and the bus 115. The sound board 109 converts sound data into the analog sound signals and supplies them to the speaker 110. The speaker 110 converts analog sound signals into sounds.

If the power on/off flag 143 in the register 142 is "0"(zero), the gate 140 turns off,

15

20

25

so that the sound board 109 is disconnected from both the voltage source 130 and the bus 115. Therefore, the sound board 109 completely stops.

If the suspend/resume flag 144 in the register 142 is "1"(one), the sound board controller 111 turns on the gate 140, so that the sound board 109 is connected to both the voltage source 130 and the bus 115. Therefore, the sound board 109 is operational and drives the speaker 110 according to the data from the bus 115. The speaker 110 converts the analog sound signals into sounds.

If the suspend/resume flag 144 in the register 142 is "0"(zero), the gate 140 turns off, so that the sound board 109 is disconnected from both the voltage source 130 and the bus 115.

Therefore, the sound board 109 completely stops.

Next, the graphics board controller 114 will be explained. Fig.5 shows a block diagram of the graphics board controller according to the first embodiment of the present invention.

The graphics board controller 114 includes a gate 145, an OR gate 146, a switch 147 and a register 148. The gate 145 is connected to the bus 115, the voltage source 130 and the graphics board 112. The gate 145 controls the status of connection among the bus 115, the voltage source 130 and the graphics board 112 based on an output signal of the OR gate 146.

The OR gate 146 receives a power on/off 30 flag 149 and a suspend/resume flag 150 from the register 148 and outputs the logical add value of the power on/off flag 149 and the suspend/resume flag 150 from the register 148.

The switch 147 is connected to the input
35 power source Vin and a voltage source of the display
device 151. The switch 147 controls supply of the
input voltage Vin to the voltage source of the

15

20

25

30

35

display device 151 according to the power on/off flag 149 in the register 148.

The voltage source of the display device 151 converts the input power source Vin, which is supplied through the switch 147, into a voltage for the display device 113 and supplies the voltage to the display device 113.

The register 148 is connected to the CPU 101. Values are written in the power on/off flag 149 and the suspend/resume flag 150 in the register 148 in response to commands from the CPU 101.

The CPU 101 detects the type of the data of the file with the method described later and writes the values to the power on/off flag 149 and the suspend/resume flag 150 in the register 148 according to the type of the data of the file.

The graphics board controller 114 turns the switch 147 on when the power on/off flag 149 in the register 148 is "1"(one). If the switch 147 turns on, the input power source Vin is supplied to the voltage source of the display device 151. Then the voltage source of the display device 151 supplies power to the display device 113, so that the display device 113 can display pictures.

When the power on/off flag 149 in the register 148 is "1"(one), the gate 145 turns on, so that the graphics board 112 is connected to both the voltage source 130 and the bus 115. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.

The switch 147 turns off if the power on/off flag 149 in the register 148 is "0"(zero). If the switch 147 turns off, the input power source Vin does not supply the power to the voltage source of the display device 151, so that the power for the display device 113 is not generated and the display

device 113 turns off.

5

10

15

20

25

30

If the power on/off flag 149 in the register 148 is "0"(zero), the gate 145 turns off, so that the graphics board 112 is disconnected from both the voltage source 130 and the bus 115. As a result, the graphics board 112 stops.

The graphics controller 114 turns the gate 145 on when the suspend/resume flag 150 in the register 148 is "1"(one). If the gate 145 turns on, the graphics board 112 is connected to both the voltage source 130 and the bus 115. Therefore, the graphics board becomes operational. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.

If the suspend/resume flag 150 in the register 148 is "0"(zero), the gate 145 turns off, so that the graphics board 112 is disconnected from the voltage source 130 and the bus 115. Therefore, the graphics board 112 stops.

Next, the operation of the CPU 101 will be explained. Fig.6 shows a flowchart to register a power save mode according to the first embodiment of the present invention. At the first step S1-1, a procedure to register the power save mode is selected in the CPU 101. Then, at the second step S1-2, types of data are defined. Next, for each predefined type of data, information on devices in which to shut the power down or to enter into the suspend mode when the predefined type of data is detected is registered. The information which is to be registered include names of the devices, the type of power save mode, such as power on/off or suspend/resume, and so on.

Next, the registered information in the step S1-2 is written in a power save mode table.

The power save mode table is assigned in the memory

102.

5

10

15

30

35

Fig. 7 shows the data structure of the power save mode table according to the first embodiment of the present invention. The names of the devices and their power save information, which shows what kind of power save control is to be performed, such as power on/off or suspend/resume, in each type of data such as MPEG, MIDI and so on, are registered in the power save mode table.

The CPU 101 detects the type of data and determines the kind of power save control to be done by referring to the power save mode table. Then, the CPU 101 executes the power save control by controlling each of the board controllers according to the determined power save control mode described above.

Fig.8 shows a flowchart of the power save control in the CPU 101 according to the first embodiment of the present invention.

The CPU 101 reads data from the CD-ROM 122 which is inserted in the CD-ROM drive 108 according to the desired application program. At the same time, the CPU 101 executes the power save control in parallel with the execution of the application 25 program.

The CPU 101 starts the execution of the power save control when the data is read from the CD-ROM 122 according to the application program (S2-1). Next, the CPU 101 detects the type of the data (S2-2). Then, the CPU 101 reads the power save information from the predetermined power save mode table according to the type of the data detected in step S2-2, the power save information including such as the names of the devices and the power save mode to be applied to the devices, i.e., the power on/off mode or the suspend/resume mode (S2-3).

The power save information which is read

in step S2-3 is written to each of the registers 127, 136, 142, 148 in each of the board controllers 105, 107, 111, 114 according to the names of the devices which are also read from the power save mode table.

- Each of the board controllers 105, 107, 111, 114 executes the power save control, such as the power on/off mode or the suspend/resume mode, based on the power save information stored in each of the registers 127, 136, 142, 148 (S2-4).
- Steps from S2-1 to S2-4 described above are repeated until the CPU 101 halts the execution of the application program when the end of the application program is detected.
- It is possible that users can freely select the boards for which the power save control will be applied by writing the information in the power save mode table shown in Fig.7 according to the types of the data with the procedure shown in Fig.6.
- It is possible to collect all the separate registers 127, 136, 142, 148, which are associated with each of the board controllers 105, 107, 111, 114 in the first embodiment, into one register.
- Fig. 9 is another example of the data
 25 structure of the register for the power save mode
 table according to the first embodiment of the
 present invention. Fig.9(A) shows the construction
 of the register and Fig.9(B) shows the data
 structure of the power save information in each
 30 element of the register.

A register 160 has of memory areas from 161-1 to 161-n which store the power save information for each device. Each of the memory areas 161-1 to 161-n stores the device name or identification number information 162a and the power save information 162b applied to the corresponding device. Each of the board controllers 105, 107, 111,

35

114 is controlled during its power save operation with the corresponding power save information held in the register 160.

In this embodiment, the power save control is executed according to the power save mode table. However, the power save control may be executed according to predetermined power save information associated with the data which is used in the application program.

10 Fig.10 shows a flowchart of the power save control in the CPU according to a second embodiment of the present invention. Explanation of the structure is omitted because it is the same structure as shown in Fig.1 to Fig.6.

The CPU 101 reads the data from the CD-ROM 122 which is inserted in the CD-ROM drive 108 according to the application program. At the same time, the CPU 101 executes the power save control in parallel with the execution of the application 20 program.

The CPU 101 starts the execution of the power save control when the data is read from the CD-ROM 122 according to the application program (S3-1). Next, the CPU 101 detects the power save

25 information prerecorded on the CD-ROM 122 just before the data which is used in the application program (S3-2).

The power save information prerecorded just before the data is explained below.

Fig.11 shows the structure of the data processed by the CPU according to the second embodiment of the present invention. Fig.11(A) shows the structure of the data 170 which is recorded in the CD-ROM 122 and Fig.11(B) shows the structure of the power save information 172. In this embodiment, the power save information 172 is prerecorded just before the main data 171 in the

10

15

20

data 170. The power save information 172 shows the devices which do not use the main data 171.

The power save information 172 includes a flag 173, information to designate the devices 174 and the power save control information 175. flag 173 is off, the power save control is executed for the devices which are designated by the information to designate the devices 174 according to the power save control information 175. other hand, if the flag 173 is on, the power save control is executed for other devices which are not designated by the information to designate the devices 174 according to the power save control Thus, the information to designate information 175. the devices 174 designates the devices to execute the power save control according to the power save control information 175 when the flag 173 is off. The power save control information 175 shows the kinds of the power save control operations which are to be executed, the kinds includes such as the power on/off control or the suspend/resume control.

Next, the explanation of the flowchart of Fig. 10 will be continued.

When the power save information 172 is

25 detected in step S3-2, the CPU 101 writes the power save control information 175 in each of the registers 127, 136, 142, 148 in each of the board controllers 105, 107, 111, 114 according to the information to designate the devices 174 (S3-3).

30 Then, each of the board controllers 105, 107, 111, 114 executes the power save operation according to the power save control information 175 written in

Step from S3-1 to S3-4 described above are repeated until the CPU 101 halts the execution of the application program when the end of the application program is detected.

each of the registers 127, 136, 142, 148 (S3-4).

This embodiment enables automatic execution of the power save control for each board according to the power save information recorded on the recording media.

The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the present invention.

The present application is based on ...

Japanese priority application No.10-192009 filed on July 7, 1998, the entire contents of which are thereby incorporated by reference.